



US 20160343780A1

(19) **United States**(12) **Patent Application Publication**
Guo et al.(10) **Pub. No.: US 2016/0343780 A1**(43) **Pub. Date: Nov. 24, 2016**(54) **ARRAY SUBSTRATE, FABRICATION
METHOD THEREOF AND ORGANIC
LIGHT-EMITTING DIODE DISPLAY DEVICE****H01L 31/075** (2006.01)**H01L 29/66** (2006.01)(52) **U.S. Cl.**CPC **H01L 27/3227** (2013.01); **H01L 27/3276**
(2013.01); **H01L 31/075** (2013.01); **H01L**
27/3262 (2013.01); **H01L 21/02422** (2013.01);
H01L 21/02532 (2013.01); **H01L 21/02592**
(2013.01); **H01L 21/02667** (2013.01); **H01L**
29/66765 (2013.01); **H01L 29/78678**
(2013.01); **H01L 51/0097** (2013.01); **H01L**
27/3225 (2013.01); **H01L 31/1804** (2013.01);
H01L 2227/323 (2013.01); **H01L 2227/326**
(2013.01); **H01L 2251/5338** (2013.01)(71) Applicant: **BOE TECHNOLOGY GROUP CO.,
LTD.**, Beijing (CN)(72) Inventors: **Yidong Guo**, Beijing (CN); **Chunping
Long**, Beijing (CN)(73) Assignee: **BOE TECHNOLOGY GROUP CO.,
LTD.**, Beijing (CN)(21) Appl. No.: **14/914,350**(22) PCT Filed: **Nov. 19, 2015**(86) PCT No.: **PCT/CN2015/095056**

§ 371 (c)(1),

(2) Date: **Feb. 25, 2016**(30) **Foreign Application Priority Data**


May 18, 2015 (CN) 201510253423.9

Publication Classification(51) **Int. Cl.****H01L 27/32** (2006.01)**H01L 21/02** (2006.01)**H01L 31/18** (2006.01)**H01L 29/786** (2006.01)**H01L 51/00** (2006.01)

(57)

ABSTRACT

An array substrate, a fabrication method thereof, and an organic light-emitting diode display device are provided; the array substrate (10) comprises a base substrate (100), the base substrate (100) including a display region (102) and a peripheral region (101) surrounding the display region (102), the display region (102) including: a plurality of data lines (12) and a plurality of gate lines (11) intersecting with each other, a plurality of pixel regions (21), formed in a matrix and defined by the plurality of data lines (12) and the plurality of gate lines (11) intersecting with each other formed on the base substrate (100), wherein a thin film transistor (32) is formed in each of the plurality of pixel regions (21); and further, the array substrate (10) also comprises at least one solar cell unit (31), which, together with the thin film transistor (32), is located on a same side of the base substrate (100), and is formed in at least one of the plurality of pixel regions (21) and the peripheral region (101).






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7(a)




FIG. 7(b)




FIG. 7(c)




FIG. 7(d)




FIG. 7(e)




FIG. 7(f)




FIG. 7(g)




FIG. 7(h)




FIG. 7(i)




FIG. 7(j)

ARRAY SUBSTRATE, FABRICATION METHOD THEREOF AND ORGANIC LIGHT-EMITTING DIODE DISPLAY DEVICE

TECHNICAL FIELD

[0001] Embodiments of the present disclosure relate to an array substrate, a fabrication method thereof and an organic light-emitting diode display device.

BACKGROUND

[0002] An Organic Light Emitting Display (OLED) becomes one of a new generation of major displays, due to many advantages such as active luminescence, high contrast, fast response, lightness and thinness. A working principle thereof is applying an appropriate voltage to an anode and a cathode, so that an organic light-emitting layer located between the anode and the cathode emits light, so as to display an image.

[0003] A solar cell unit is a semiconductor device which directly converts solar energy into electrical energy. For example, the solar cell unit may be divided into a silicon-based thin-film solar cell unit, a compound-based thin-film solar cell unit, and an organics-based solar cell unit, wherein the silicon-based solar cell unit may be mainly divided into a mono-crystalline silicon solar cell unit, a poly-crystalline silicon solar cell unit and an amorphous silicon solar cell unit. Exemplarily, FIG. 1 shows a cross-sectional view of a poly-crystalline silicon solar cell unit, and as shown in FIG. 1, after a PN junction formed by an N-type semiconductor 2 and a P-type semiconductor 3 is irradiated, bound electrons in a high energy level state are excited and become free electrons, the free electrons move in all directions within the liquid crystal, and when it is connected with an outer closed loop through a first electrode 1 and a second electrode 4, current is generated.

[0004] With continuous development of a display technology, how to integrate the organic electroluminescent display and the solar cell unit together becomes a main research direction of a current high technology.

SUMMARY

[0005] Embodiments of the present disclosure provide an array substrate, a fabrication method thereof and an organic light-emitting diode display device; and a solar cell unit is fabricated in an array substrate, to lower the production cost and improve the yield, so that the product is easy to be implemented.

[0006] In one aspect, an embodiment of the present disclosure provides an array substrate, comprising: a base substrate, including: a display region, including: a plurality of data lines and a plurality of gate lines intersecting with each other, a plurality of pixel regions, formed in a matrix and defined by the plurality of data lines and the plurality of gate lines intersecting with each other formed on the base substrate, wherein a thin film transistor is formed in each of the plurality of pixel regions; a peripheral region, surrounding the display region; and at least one solar cell unit, located on a same side of the base substrate with the thin film transistor, and formed in at least one of the plurality of pixel regions and the peripheral region.

[0007] In another aspect, an embodiment of the present disclosure further provides a fabrication method of the above-described array substrate, comprising: preparing a

base substrate, wherein, the base substrate includes a display region and a peripheral region surrounding the display region; forming a plurality of gate lines, a plurality of data lines, a plurality of pixel regions defined by the plurality of data lines and the plurality of gate lines, a thin film transistor located in each of the pixel regions, and at least one solar cell unit located in at least one of the plurality of pixel regions and the peripheral region, on a same side of the base substrate.

[0008] In still another aspect, an embodiment of the present disclosure further provides an organic light-emitting diode display device, comprising: an array substrate as described above and an opposed substrate opposite to the array substrate.

BRIEF DESCRIPTION OF THE DRAWINGS

[0009] In order to clearly illustrate the technical solution of the embodiments of the present disclosure, the drawings of the embodiments will be briefly described in the following; it is obvious that the described drawings are only related to some embodiments of the present disclosure and thus are not limitative of the present disclosure.

[0010] FIG. 1 is a schematic diagram of a working principle of a solar cell unit;

[0011] FIG. 2 is a plan view of a base substrate according to an embodiment of the present disclosure;

[0012] FIG. 3 is an exemplary plan view of an array substrate whose pixel region is provided with a solar cell unit according to an embodiment of the present disclosure;

[0013] FIG. 4 is a schematic cross-sectional view of an array substrate wherein a first doped semiconductor layer of a solar cell unit and a second doped semiconductor layer of a thin film transistor are in a same layer according to an embodiment of the present disclosure;

[0014] FIG. 5 is a schematic cross-sectional view of an array substrate comprising a thin film transistor of a bottom-gate type according to an embodiment of the present disclosure;

[0015] FIG. 6 is a schematic cross-sectional view of a solar cell unit of a PIN configuration according to an embodiment of the present disclosure; and

[0016] FIGS. 7(a)-7(j) show a cross-sectional view of respective steps of an exemplary fabrication method of an array substrate according to an embodiment of the present disclosure.

DETAILED DESCRIPTION

[0017] In order to make objects, technical details and advantages of the embodiments of the present disclosure apparent, the technical solutions of the embodiment will be described in a clearly and fully understandable way in connection with the drawings related to the embodiments of the present disclosure. It is obvious that the described embodiments are just a part but not all of the embodiments of the present disclosure. Based on the described embodiments of the present disclosure, those ordinarily skilled in the art can obtain other embodiment(s), without any inventive work, which should be within the protective scope of the present disclosure.

[0018] Unless otherwise defined, the technical terms or scientific terms here should be of general meaning as understood by those ordinarily skilled in the art. In the present disclosure, words such as "first", "second" and the

like do not denote any order, quantity, or importance, but rather are used for distinguishing different components. Similarly, words such as “one”, “a/an” or “the” or the like do not denote quantitative limitation, but rather indicate there is at least one. Words such as “include” or “comprise” and the like denote that elements or objects appearing before the words of “include” or “comprise” cover the elements or the objects enumerated after the words of “include” or “comprise” or equivalents thereof, not exclusive of other elements or objects. Words such as “connected” or “connecting” and the like are not limited to physical or mechanical connections, but may include electrical connection, either direct or indirect. Words such as “up”, “down”, “left”, “right” and the like are only used for expressing relative positional relationship, when the absolute position is a described object is changed, the relative positional relationship may also be correspondingly changed.

[0019] Embodiments of the present disclosure provide an array substrate, a fabrication method thereof and an organic light-emitting diode display device.

[0020] The array substrate according to an embodiment of the present disclosure comprises a base substrate, the base substrate including a display region and a peripheral region surrounding the display region, wherein the display region includes a plurality of pixel regions formed in a matrix, and defined by a plurality of data lines and a plurality of gate lines intersecting with each other, and a thin film transistor is formed in each pixel region. Further, the array substrate also comprises at least one solar cell unit; the at least one solar cell unit and the thin film transistor are located on a same side of the base substrate and are formed in at least one of the plurality of pixel regions and the peripheral region. Since the solar cell unit is disposed in the array substrate, the solar cell unit may be formed by a photolithography process, and further, the solar cell unit and the thin film transistor are formed on a same side of the base substrate; as a result, the solar cell unit and the thin film transistor may be formed by a same process, so that on a premise that a process and a fabrication material are not added, by using a fine photolithography process, the solar cell unit is fabricated in a thin film transistor array substrate, which thereby can reduce the production cost, improve the yield and make a product easy to be implemented.

[0021] Further, when a flexible base substrate is used for the array substrate, the array substrate may be used in a flexible display device, which, thus, can implement thin and light-weighted flexible display which is bendable and even rollable, so that it can be applied to a watch, clothing, a backpack and other wearable products. Especially, when the array substrate is applied to an organic light emitting display device, an organic electroluminescent display device integrated with the solar cell unit can be obtained.

[0022] Hereinafter, the array substrate, the fabrication method thereof, and the organic light-emitting diode display device provided by an embodiment of the present disclosure will be described in detail in conjunction with the drawings, so that the technical solutions of the present disclosure will become clearer.

A First Embodiment

[0023] As shown in FIG. 2, an array substrate 10 comprises a base substrate 100, the base substrate 100 including a display region 102 and a peripheral region 101 surrounding the display region 102, wherein, as shown in FIG. 3, the

display region 102 includes a plurality of data lines 12 and a plurality of gate lines 11 intersecting with each other, which divide the display region 102 into a plurality of pixel regions 21, and a thin film transistor 32 is disposed in each of the pixel regions 21. Further, at least one solar cell unit is also formed on the base substrate 100, the at least one solar cell unit, together with the thin film transistor 32, is located on a same side of the base substrate 100, and is formed within at least one of the plurality of pixel regions 21 and the peripheral region 101.

[0024] In this embodiment, the at least one solar cell unit may be disposed in the pixel region 21 or the peripheral region 101, or may be disposed in both the pixel region 21 and the peripheral region 101. For example, if there is one solar cell unit, then it may be disposed in one pixel region 21 or the peripheral region 101; and if the array substrate 10 comprises two or more solar cell units, all the solar cell units may be disposed in the pixel region 21 or all of them may be disposed in the peripheral region 101, or a part of them are disposed in the pixel region while the others are disposed in the peripheral region 101.

[0025] Further, each pixel region may be provided therein with only one solar cell unit, or may be provided therein with two or more solar cell units, and those skilled in the art may appropriately select on a premise that an aperture ratio and other product features are taken into account, which is not specifically limited by an embodiment of the present disclosure.

[0026] FIG. 3 shows an exemplary plan view of an array substrate whose pixel region is provided with a solar cell unit according to an embodiment of the present disclosure, wherein, only three pixel regions are shown, each pixel region is provided therein with one solar cell unit 31, and for convenience of illustration, the solar cell unit 31 and the thin film transistor 32 are represented by shaded blocks, but it does not mean that both have a block shape, and the blocks only represent regions where the two are disposed. It can be seen from the diagram that, the solar cell unit 31 and the thin film transistor 32 are disposed in different regions, and exemplarily, in order not to reduce an effective display region, the solar cell unit 31 may be disposed in a region corresponding to a black matrix, a region corresponding to the gate line or the data line, or a region corresponding to both the gate line and the data line.

[0027] Exemplarily, each solar cell unit 31 may include a first doped semiconductor layer, the thin film transistor 32 may include a second doped semiconductor layer, and the first doped semiconductor layer and the second doped semiconductor layer are located in a same layer.

[0028] Alternatively, the solar cell unit 31 may be of a PN configuration, the first doped semiconductor layer may include a P-type semiconductor and an N-type semiconductor, and the P-type semiconductor and the N-type semiconductor are located in a same layer. It should be noted that, the P-type semiconductor is a doped semiconductor whose hole concentration is much greater than a free electron concentration, formed by doping a trivalent element, e.g., boron or the like into a semiconductor material, e.g., a silicon crystal; and the N-type semiconductor is a doped semiconductor whose electron concentration is much greater than a hole concentration, formed by doping a pentavalent element, e.g., phosphorus, arsenic, antimony or the like, into the silicon crystal.

[0029] Alternatively, the second doped semiconductor layer of the thin film transistor 32 may include an intermediate doped portion and side doped portions located on both sides of the intermediate doped portion, which are formed in a same layer, wherein the intermediate doped portion and the side doped portions have opposite doping types, that is, if the intermediate doped portion is of P type, then correspondingly, the side doped portions are of N type; and if the intermediate doped portion is of N type, then correspondingly, the side doped portions are of P type.

[0030] FIG. 4 shows a schematic cross-sectional structural diagram of an array substrate wherein a first doped semiconductor layer of the solar cell unit 31 and a second doped semiconductor layer of the thin film transistor 32 are in a same layer, wherein, (a) shows a region where the solar cell unit 31 is located and (b) shows a region where the thin film transistor 32 is located, and here a thin film transistor of a top-gate type is taken as an example. As shown in FIG. 4, the first doped semiconductor layer 12 and the second doped semiconductor layer 13 are disposed in a same layer on the base substrate 100, the first doped semiconductor layer 12 includes a P-type semiconductor 121 and an N-type semiconductor 122, the second doped semiconductor layer 13 includes an intermediate doped portion 132, and side doped portions 131 located on both sides of the intermediate doped portion 132, wherein the side doped portions 131 are shown as the P-type semiconductor, and the intermediate doped portion 132 is the N-type semiconductor, which is merely an example here, and of course, the side doped portions 131 may also be the N-type semiconductor, and correspondingly, the intermediate doped portion 132 is the P-type semiconductor.

[0031] Further, in the thin film transistor of the top-gate type given in FIG. 4, a gate insulating layer 14 covers the base substrate 100 with the first doped semiconductor layer 12 and the second doped semiconductor layer 13 formed thereon, a gate electrode 15 is disposed on the gate insulating layer 14 and corresponds to the intermediate doped portion 132, and an interlayer insulating layer 16 covers the gate electrode 15; further, a source electrode and a drain electrode 17 are disposed on the interlayer insulating layer 16, and the source electrode and the drain electrode 17 are electrically connected with the side doped portions 131 respectively through via holes 171 formed in the gate insulating layer 14 and the interlayer insulating layer 16.

[0032] Further, in a region where the thin film transistor 32 is located, a planarization layer 18 covers the source electrode and the drain electrode 17, and then, a pixel electrode 19 is disposed on the planarization layer 18 and is electrically connected with the source electrode or the drain electrode 17 through a via hole 191 in the planarization layer 18. Correspondingly, in a region where the solar cell unit 31 is located, two electrodes 20 connected with the P-type semiconductor 121 and the N-type semiconductor 122 respectively through via holes 201 and 202 formed in the gate insulating layer 14, the interlayer insulating layer 16 and the planarization layer 18 are disposed on the planarization layer 18.

[0033] For convenience of illustration, FIG. 4 separately illustrates the region where the solar cell unit is located and the region where the thin film transistor is located; however, in practice, other components or no component may be disposed between the region where the solar cell unit is located and the region where the thin film transistor is

located, for example, when the solar cell unit is disposed in the peripheral region, other components may be disposed therebetween, which is not shown here for simplicity of illustration, but if there is no other component therebetween, then FIG. 4(a) and FIG. 4(b) may be directly connected together into one diagram, and those skilled in the art may provide according to an actual need, which will not be limited by an embodiment of the present disclosure.

[0034] Further, in FIG. 4, it is shown that the gate insulating layer 14, the interlayer insulating layer 16 and the planarization layer 18 are provided above the first doped semiconductor layer 12, which is merely an example, and in practice, those skilled in the art may arrange a layer above the first doped semiconductor layer 12 according to an actual need, for example, only the planarization layer is formed, or the planarization layer and the interlayer insulating layer without the gate insulating layer may be formed.

[0035] It should also be noted that, the two electrodes 20 of the solar cell unit may be disposed on the gate insulating layer, or may be disposed on the gate insulating layer and the interlayer insulating layer, and correspondingly, the via hole may be formed only in the gate insulating layer, or the via hole may be formed in the gate insulating layer and the interlayer insulating layer, which will not be limited by an embodiment of the present disclosure, and those skilled in the art may select according to an actual need.

[0036] In addition, the thin film transistor according to an embodiment of the present disclosure may further be a thin film transistor of a bottom-gate type, and the gate electrode is formed below the second doped semiconductor layer of the thin film transistor. FIG. 5 shows a schematic cross-sectional view of an array substrate comprising a thin film transistor of a bottom-gate type, wherein (a) is a cross-sectional view of the region where the solar cell unit is located and (b) is the region where the thin film transistor is located, and as shown in FIG. 5, the gate electrode 15 and the gate insulating layer 14 are sequentially formed on the base substrate 100, the first doped semiconductor layer 12 and the second doped semiconductor layer 13 are formed on the gate insulating layer 14, the intermediate doped portion corresponds to the gate electrode 15, and the source electrode and the drain electrode 17 are connected with the side doped portions 131 through a via hole in the interlayer insulating layer 16. Further, a pixel electrode 19 is also disposed in the region where the thin film transistor is located, which is connected with the source electrode or the drain electrode 17 through the via hole 191 in the planarization layer 18, and the two electrodes 20 are also disposed in the region where the solar cell unit is located, which are connected with the P-type or the N-type semiconductor 121 and the N-type or the P-type semiconductor 122 respectively through the via holes 201 and 202 in the planarization layer 18 and the interlayer insulating layer 16. For brevity, differences from what is shown in FIG. 4 are described emphatically here, and same contents are no longer repeated here.

[0037] Similarly, only the planarization layer 18 may be disposed above the first doped semiconductor layer 12, and correspondingly, the electrode 20 is connected with the first doped semiconductor layer 12 only through the via hole in the planarization layer.

[0038] Here it should be noted that, the electrode 20 connected with the first doped semiconductor layer 12 may also be disposed in other positions, for example, disposed

below the first doped semiconductor layer, which will not be limited by an embodiment of the present disclosure, as long as an electrically connecting function can be implemented. Typically, positions of the source electrode and the drain electrode of the thin film transistor may also be set according to an actual need, for example, they may be located below the second doped semiconductor layer, etc., which will not be limited by the embodiment of the present disclosure.

[0039] Exemplarily, the first doped semiconductor layer and the second doped semiconductor layer may not be located in a same layer but only located on a same side of the base substrate **100**, for example, when the solar cell unit is disposed in the peripheral region, it may be disposed overlapping a peripheral driving circuit of the array substrate, or may be disposed parallel to the peripheral driving circuit of the array substrate.

[0040] Alternatively, the solar cell unit **31** may also be of a PIN structure, and the first doped semiconductor layer included thereby may also include an intrinsic semiconductor disposed between the P-type semiconductor and the N-type semiconductor. For example, as shown in FIG. 6, the intrinsic semiconductor **123** is located between the P-type semiconductor **121** and N-type semiconductor **122**.

[0041] Alternatively, the solar cell unit **31** may also be of a PN or PIN structure connected in series, the first doped semiconductor layer may include a plurality of P-type semiconductors and a plurality of N-type semiconductors arranged alternately, and the plurality of P-type semiconductors and the plurality of N-type semiconductors are formed in a same layer; further, the first doped semiconductor layer may further include a plurality of intrinsic semiconductors, and each intrinsic semiconductor is disposed between the P-type semiconductor and the N-type semiconductor adjacent to each other.

[0042] Exemplarily, the base substrate **100** may be a bendable flexible substrate, for example, a substrate made of various plastic films, e.g., Polyethylene Terephthalate (PET), Polyether Sulfone (PES), Polycarbonate (PC) or Polyimide (PI) and derivatives thereof. Alternatively, the base substrate **100** may be a rigid substrate, e.g., a glass substrate, a stainless steel substrate or the like.

[0043] Exemplarily, the first and the second doped semiconductor layers according to an embodiment of the present disclosure may be a doped poly-crystalline silicon layer, a doped mono-crystalline silicon layer, etc.

[0044] Alternatively, the array substrate according to an embodiment of the present disclosure may also include a buffer layer located between the base substrate and respective functional layers formed thereon.

[0045] In the array substrate according to the first embodiment, the solar cell unit is disposed therein, for example, the solar cell unit and the thin film transistor are formed on the same side of the base substrate, and as a result, the solar cell unit and the thin film transistor may be formed by a same process, so that on a premise that a process flow and a fabrication material are not added, by using a fine photolithography process, the solar cell unit is fabricated in a thin film transistor array substrate, which thereby can reduce the production cost, improve the yield and make a product easy to be implemented.

A Second Embodiment

[0046] The second embodiment of the present disclosure provides a fabrication method of the array substrate accord-

ing to the first embodiment, comprising: step S1: preparing a base substrate, wherein, the base substrate includes: a display region and a peripheral region surrounding the display region; and step S2: forming a plurality of gate lines, a plurality of data lines, a plurality of pixel regions defined by the plurality of data lines and the plurality of gate lines, a thin film transistor located in each pixel region, and at least one solar cell unit located in at least one of the plurality of pixel regions and the peripheral region, on a same side of the base substrate.

[0047] Exemplarily, the solar cell unit may include a first doped semiconductor layer, the thin film transistor may include a second doped semiconductor layer, and the first doped semiconductor layer and the second doped semiconductor layer are located in a same layer. Thus, step S2 may include: simultaneously forming the first doped semiconductor layer and the second doped semiconductor layer by a patterning process and a doping process.

[0048] Further, the first doped semiconductor layer includes: a P-type semiconductor and an N-type semiconductor, the second doped semiconductor layer includes an intermediate doped portion and side doped portions located on both sides of the intermediate doped portion and having a doping type opposite to that of the intermediate doped portion, and the simultaneously forming the first doped semiconductor layer and the second doped semiconductor layer by a patterning process and a doping process may include:

[0049] Forming a semiconductor material layer on the base substrate, and forming a semiconductor layer by a first patterning process, wherein, semiconductor layers in the thin film transistor region and at least one solar cell unit region are not connected with each other;

[0050] Exemplarily, in the embodiment of the present disclosure, the semiconductor layer may be a poly-crystalline silicon layer, or a mono-crystalline silicon layer, and when the semiconductor layer is the poly-crystalline silicon layer, the forming a semiconductor material layer on the base substrate may include: depositing an amorphous silicon layer on the base substrate; and crystallizing the amorphous silicon layer to form the poly-crystalline silicon layer, by using a crystallization method, for example, Excimer-Laser Annealing (ELA), or Solid Phase Crystallization (SPC) and other methods.

[0051] Doping a P-type/N-type impurity to the semiconductor layer in the thin film transistor region with a first mask on the base substrate obtained after the preceding steps are completed, to form the intermediate doped portion, and meanwhile doping the P-type/N-type impurity to the semiconductor layer in the solar cell unit region to form the P-type/N-type semiconductor;

[0052] Sequentially depositing a gate insulating layer and a gate metal layer on the base substrate after the preceding steps are completed;

[0053] Patterning the gate metal layer by a second patterning process, to form a pattern including a gate electrode and a gate line in the thin film transistor region;

[0054] Doping the N-type/P-type impurity to the semiconductor layer in the thin film transistor region and both sides of the intermediate doped portion with a second mask, to form the side doped portions, and meanwhile doping the N-type/P-type impurity to an undoped portion of the semiconductor layer in the solar cell unit region, to form the N-type/P-type semiconductor.

[0055] Exemplarily, the base substrate according to the embodiment of the present disclosure may be a flexible substrate, for example, a substrate made of various plastic films, e.g., Polyethylene Terephthalate (PET), Polyether Sulfone (PES), Polycarbonate (PC) or Polyimide (PI) and derivatives thereof. Alternatively, the base substrate **100** may be a rigid substrate, e.g., a glass substrate, a stainless steel substrate or the like.

[0056] In a case where the base substrate is the flexible substrate, step S1 includes: preparing a glass substrate; and coating a flexible base substrate material, e.g., a polyimide material, on the glass substrate, to form a flexible base substrate. Further, after step S2, the fabrication method of the array substrate according to an embodiment of the present disclosure further comprises: removing the flexible base substrate and the thin film transistor and the at least one solar cell unit formed thereon from the glass substrate.

[0057] Further, the fabrication method according to an embodiment of the present disclosure, after step S1 and before step S2, further comprises: forming a buffer layer on the base substrate.

[0058] Hereinafter, an exemplary fabrication method of an array substrate according to the embodiment of the present disclosure is described in conjunction with FIGS. 7(a) to (j), and here the region where the solar cell unit is located and the region where the thin film transistor is located are continuously shown with the thin film transistor of the top-gate type as an example, but there may be other components in an intermediate region of the two, which is not shown for simplicity.

[0059] Step S11: preparing a base substrate **100**, the base substrate **100** including: a display region **102** and a peripheral region **101** surrounding the display region **102**;

[0060] Step S12: depositing a semiconductor material layer **110** on the base substrate **100**, as shown in FIG. 7(a), then, forming a semiconductor layer **120** by a first patterning process, wherein, a semiconductor layer **120-1** in a thin film transistor region **A1** and a semiconductor layer **120-2** in a solar cell unit region **A2** are not connected with each other, as shown in FIG. 7(b);

[0061] Step S13: doping a P-type/N-type impurity to the semiconductor layer **120-1** in the thin film transistor region **A1** with a first mask on the base substrate **100** obtained after step S12 is completed, to form an intermediate doped portion **132**, and meanwhile doping the P-type/N-type impurity of a same type to the semiconductor layer **120-2** in the solar cell unit region **A2** to form the P-type/N-type semiconductor **122**, as shown in FIG. 7(c);

[0062] Step S14: sequentially depositing a gate insulating layer **14** and a gate metal layer **150** on the base substrate **100** after step S13 is completed, as shown in FIG. 7(d);

[0063] Step S15: patterning the gate metal layer **150** by a second patterning process, to form a pattern including a gate electrode **15** and a gate line (not shown) in the thin film transistor region, as shown in FIG. 7(e);

[0064] Step S16: doping the N-type/P-type impurity to the semiconductor layer **120-2** in the thin film transistor region **A2** and both sides of the intermediate doped portion **132** with a second mask, to form side doped portions **131**, and meanwhile doping the N-type/P-type impurity to an undoped portion of the semiconductor layer **120-1** in the solar cell unit region **A1**, to form the N-type/P-type semiconductor **121**, as shown in FIG. 7(f), wherein, the side doped portions **131** are used as a source region and a drain

region of the thin film transistor. Exemplarily, when the side doped portions are being formed, the gate electrode **15** may also be used as a doping mask;

[0065] Step S17: depositing an interlayer insulating layer **16** on the base substrate after step S16 is completed, and forming two via holes **171** corresponding to the source region and the drain region in the interlayer insulating layer and the gate insulating layer by a third patterning process, as shown in FIG. 7(g);

[0066] Step S18: forming a source/drain electrode metal layer **170** on the interlayer insulating layer **16**, and forming a source electrode and a drain electrode **17** connected with the source region and the drain region **131** by a fourth patterning process, as shown in FIG. 7(h).

[0067] Further, a pixel electrode connected with the source electrode or the drain electrode may be formed in the thin film transistor region, and correspondingly, an electrode respectively connected with the P-type semiconductor and the N-type semiconductor may be formed in the solar cell unit region.

[0068] Exemplarily, after the above-described step S18, the method further comprises steps of:

[0069] Step S19: depositing a planarization layer **18** on the base substrate after step S18 is completed, and forming a via hole **191** above the source electrode or the drain electrode in the planarization layer by using a fifth patterning process, to expose the source electrode or the drain electrode **17**, and forming via holes **201** and **202** corresponding to the P-type semiconductor and the N-type semiconductor in the planarization layer **18**, the interlayer insulating layer **16** and the gate insulating layer **15** in the solar cell unit region **A1**, as shown in FIG. 7(i);

[0070] Step 20: depositing a metal layer **190** on the base substrate **100** after step S19 is completed, and patterning the metal layer **190** by a sixth patterning process, so as to form the electrode **20** and the pixel electrode **19**, as shown in FIG. 7(j).

[0071] The above is described only with the thin film transistor of the top-gate type as an example, and for the thin film transistor of the bottom-gate type, a fabrication method thereof is similar, except that an order of forming respective layers is slightly different, but both the patterning process and the layer formation process are similar, which will not be repeated here.

[0072] It should be noted that, the patterning process referred to in the embodiment of the present disclosure usually includes photoresist coating, exposing, developing, etching, photoresist removing and other processes.

A Third Embodiment

[0073] The third embodiment of the present disclosure provides an organic light-emitting display device, comprising: a display panel, including the array substrate according to the first embodiment and an opposed substrate opposite to the array substrate.

[0074] Further, the organic light-emitting display device may further comprise an energy storage unit, configured to store electrical energy generated by at least one solar cell unit.

[0075] Exemplarily, the energy storage unit is respectively connected with two electrodes of the solar cell unit through wiring.

[0076] Exemplarily, the solar cell unit may directly supply electrical energy to a gate driver and/or a source/drain driver,

so that the two electrodes thereof need not to be connected with the energy storage unit outside the array substrate, and only need to be connected through internal wiring.

[0077] Exemplarily, when the array substrate has a flexible base substrate, the organic light-emitting display device can implement thin and light-weighted flexible display which is bendable and even rollable, so that it can be applied to a watch, clothing, a backpack and other wearable products. In addition, an organic electroluminescent display device integrated with the solar cell unit can be implemented.

[0078] For the array substrate, the fabrication method thereof; and the organic light-emitting diode display device according to embodiments of the present disclosure, in the array substrate, at least one solar cell unit is located on the same side of the base substrate with the thin film transistor, and is formed in at least one of the plurality of pixel regions and the peripheral region; since the solar cell unit is disposed in the array substrate, the solar cell unit may be formed by a photolithography process; further, the solar cell unit and the thin film transistor are formed on the same side of the base substrate, so that the solar cell unit and the thin film transistor may be formed by the same process, and as a result, on the premise that the process flow and the fabrication material are not added, by using the fine photolithography process, the solar cell unit is formed in the thin film transistor array substrate, which thereby can reduce the production cost, improve the yield and make the product easy to be implemented. Furthermore, the organic light-emitting diode display device using the array substrate can integrate the organic light-emitting display device and the solar cell unit, and especially, when the flexible base substrate is used as the array substrate, it may also be integrated to a flexible display, in order to implement a self-powered, self-luminous and bendable display device.

[0079] The above are only specific embodiments of the present application, but the scope of the embodiment of the present disclosure is not limited thereto, and any skilled in the art, within the technical scope disclosed by the embodiment of the invention, can easily think of variations or replacements, which should be covered within the protection scope of the embodiment of the present disclosure.

[0080] The application claims priority of Chinese Patent Application No. 201510253423.9 filed on May 18, 2015, the disclosure of which is incorporated herein by reference in its entirety as part of the present application.

1. An array substrate, comprising:

a base substrate, including:

a display region, including:

a plurality of data lines and a plurality of gate lines intersecting with each other,

a plurality of pixel regions, formed in a matrix and defined by the plurality of data lines and the plurality of gate lines intersecting with each other formed on the base substrate, wherein a thin film transistor is formed in each of the plurality of pixel regions;

a peripheral region, surrounding the display region; and at least one solar cell unit, located on a same side of the base substrate with the thin film transistor, and formed in at least one of the peripheral region and the plurality of pixel regions.

2. The array substrate according to claim 1, wherein, each of the at least one solar cell unit includes a first doped semiconductor layer, the thin film transistor includes a

second doped semiconductor layer, and the first doped semiconductor layer and the second doped semiconductor layer are located in a same layer.

3. The array substrate according to claim 2, wherein, the at least one solar cell unit is disposed in the plurality of pixel regions.

4. The array substrate according to claim 2, wherein, the at least one solar cell unit is disposed in the peripheral region.

5. The array substrate according to claim 2, wherein, the number of the solar cell unit units is two or more, and both of at least one of the plurality of pixel regions and the peripheral region are provided with the solar cell unit units.

6. The array substrate according to claim 3, wherein, one of the pixel regions is provided with one of the solar cell unit units.

7. The array substrate according to claim 2, wherein, the first doped semiconductor layer includes a P-type semiconductor and an N-type semiconductor, and the P-type semiconductor and the N-type semiconductor are formed in a same layer.

8. The array substrate according to claim 7, wherein, the first doped semiconductor layer further includes an intrinsic semiconductor disposed between the P-type semiconductor and the N-type semiconductor.

9. The array substrate according to claim 2, wherein, the first doped semiconductor layer includes a plurality of P-type semiconductors and a plurality of N-type semiconductors arranged alternately, and the plurality of P-type semiconductors and the plurality of N-type semiconductors are formed in a same layer.

10. The array substrate according to claim 9, wherein, the first doped semiconductor layer further includes a plurality of intrinsic semiconductors, and each of the plurality of intrinsic semiconductors is disposed between the P-type semiconductor and the N-type semiconductor adjacent to each other.

11. The array substrate according to claim 7, wherein, the second doped semiconductor layer includes: an intermediate doped portion and side doped portions located on both sides of the intermediate doped portion, which are formed in a same layer, the intermediate doped portion and the side doped portions having opposite doping types.

12. (canceled)

13. (canceled)

14. A fabrication method of an array substrate, comprising:

preparing a base substrate, wherein, the base substrate includes a display region and a peripheral region surrounding the display region;

forming a plurality of gate lines, a plurality of data lines, a plurality of pixel regions defined by the plurality of data lines and the plurality of gate lines, a thin film transistor located in each of the pixel regions, and at least one solar cell unit located in the peripheral region and at least one of the plurality of pixel regions, on a same side of the base substrate.

15. The fabrication method according to claim 14, wherein, each of the at least one solar cell unit includes a first doped semiconductor layer, the thin film transistor includes a second doped semiconductor layer, and the first doped semiconductor layer and the second doped semiconductor layer are located in a same layer,

wherein, the forming a plurality of gate lines, a plurality of data lines, a plurality of pixel regions defined by the plurality of data lines and the plurality of gate lines, a thin film transistor located in each of the pixel regions, and at least one solar cell unit located in at least one of the plurality of pixel regions and the peripheral region, on a same side of the base substrate, includes:

simultaneously forming the first doped semiconductor layer and the second doped semiconductor layer by a patterning process and a doping process.

16. The fabrication method according to claim **15**, wherein, the first doped semiconductor layer includes a P-type semiconductor and an N-type semiconductor, the second doped semiconductor layer includes an intermediate doped portion and side doped portions located on both sides of the intermediate doped portion and having a doping type opposite to that of the intermediate doped portion,

the forming a plurality of gate lines, a plurality of data lines, a plurality of pixel regions defined by the plurality of data lines and the plurality of gate lines, a thin film transistor located in each of the pixel regions, and at least one solar cell unit located in at least one of the plurality of pixel regions and the peripheral region, on a same side of the base substrate, includes:

Step 1: forming a semiconductor material layer on the base substrate, and forming a semiconductor layer by a first patterning process, wherein, the semiconductor layers in the thin film transistor region and the at least one solar cell unit region are not connected with each other;

Step 2: doping a P-type/N-type impurity to the semiconductor layer in the thin film transistor region with a first mask on the base substrate obtained after step 1 is completed, to form the intermediate doped portion, and meanwhile doping the P-type/N-type impurity to the semiconductor layer in the solar cell unit region to form the P-type/N-type semiconductor;

Step 3: sequentially depositing a gate insulating layer and a gate metal layer on the base substrate after step 2 is completed;

Step 4: patterning the gate metal layer by a second patterning process, to form a pattern including the gate electrode and the gate line in the thin film transistor region;

Step 5: doping the N-type/P-type impurity to the semiconductor layer in the thin film transistor region and both sides of the intermediate doped portion with a second mask, to form the side doped portions, and meanwhile doping the N-type/P-type impurity to an undoped portion of the semiconductor layer in the solar cell unit region, to form the N-type/P-type semiconductor.

17. The fabrication method according to claim **16**, wherein, the semiconductor layer is a poly-crystalline silicon layer, and the forming the semiconductor layer on the base substrate includes:

depositing an amorphous silicon layer on the base substrate; and

crystallizing the amorphous silicon layer to form the poly-crystalline silicon layer, by using a crystallization method.

18. The fabrication method according to claim **14**, wherein, the preparing a base substrate includes:

preparing a glass substrate;

coating a flexible base substrate material on the glass substrate, to form a flexible base substrate,

and, after the forming a plurality of gate lines, a plurality of data lines, a thin film transistor located in each of the plurality of pixel regions, and at least one solar cell unit located in at least one of the plurality of pixel regions and the peripheral region, the fabrication method further comprises:

stripping the flexible base substrate and the thin film transistor and the at least one solar cell unit formed thereon from the glass substrate.

19. An organic light-emitting diode display device, comprising:

an array substrate, comprising:

a base substrate, including:

a display region, including:

a plurality of data lines and a plurality of gate lines intersecting with each other,

a plurality of pixel regions, formed in a matrix and defined by the plurality of data lines and the plurality of gate lines intersecting with each other formed on the base substrate, wherein a thin film transistor is formed in each of the plurality of pixel regions;

a peripheral region, surrounding the display region; and at least one solar cell unit, located on a same side of the base substrate with the thin film transistor, and formed in at least one of the plurality of pixel regions and the peripheral region; and

an opposed substrate, opposite to the array substrate.

20. The organic light-emitting diode display device according to claim **19**, further comprising:

an energy storage unit, configured to store electrical energy generated by the at least one solar cell unit.

21. The organic light-emitting diode display device according to claim **19**, wherein each of the at least one solar cell unit includes a first doped semiconductor layer, the thin film transistor includes a second doped semiconductor layer, and the first doped semiconductor layer and the second doped semiconductor layer are located in a same layer.

22. The organic light-emitting diode display device according to claim **20**, wherein, the first doped semiconductor layer includes a P-type semiconductor and an N-type semiconductor, and the P-type semiconductor and the N-type semiconductor are formed in a same layer, the solar cell unit further includes a first electrode and a second electrode respectively connected with the P-type semiconductor and the N-type semiconductor, and the energy storage unit is respectively electrically connected with the first electrode and the second electrode.

* * * * *

专利名称(译)	阵列基板及其制造方法和有机发光二极管显示装置		
公开(公告)号	US20160343780A1	公开(公告)日	2016-11-24
申请号	US14/914350	申请日	2015-11-19
[标]申请(专利权)人(译)	京东方科技集团股份有限公司		
申请(专利权)人(译)	京东方科技集团股份有限公司.		
当前申请(专利权)人(译)	京东方科技集团股份有限公司.		
[标]发明人	GUO YIDONG LONG CHUNPING		
发明人	GUO, YIDONG LONG, CHUNPING		
IPC分类号	H01L27/32 H01L21/02 H01L31/18 H01L29/786 H01L51/00 H01L31/075 H01L29/66		
CPC分类号	H01L27/3227 H01L2251/5338 H01L31/075 H01L27/3262 H01L21/02422 H01L21/02532 H01L21/02592 H01L21/02667 H01L29/66765 H01L29/78678 H01L51/0097 H01L27/3225 H01L31/1804 H01L2227/323 H01L2227/326 H01L27/3276 H01L27/142 H01L27/3244 H01L31/068 Y02E10/547 Y02P70/521		
优先权	201510253423.9 2015-05-18 CN		
外部链接	Espacenet USPTO		

摘要(译)

提供一种阵列基板及其制造方法和有机发光二极管显示装置;阵列基板 (10) 包括基础基板 (100), 基础基板 (100) 包括显示区域 (102) 和围绕显示区域 (102) 的外围区域 (101), 显示区域 (102) 包括: a多条数据线 (12) 和多条栅极线 (11) 相互交叉, 多个像素区域 (21) 形成在矩阵中并由多条数据线 (12) 和在基础衬底上形成的多条栅极线 (11) 相互形成 (100 , 其中在多个像素区域中的每一个中形成薄膜晶体管 (32);此外, 阵列基板 (10) 还包括至少一个太阳能电池单元 (31), 其与薄膜晶体管一起 (32) b>), 位于基础衬底的同一侧 (100), 并且形成在多个像素区域中的至少一个 (21) 中外围区域 (101) 。

